DYNAMIC MULTI-HASH CRYPTOGRAPHIC ENGINE ON ZYNQ FPGA FOR ENERGYCONSCIOUS EDGE AI APPLICATIONS
| DOWNLOAD | DOI: 10.62897/COS2025.3-1.14 |
|
Author: Abdulmunem A. Abdulsamad*, Sandor R. Repasa *Department of Electrical Engineering and Infocommunications, Széchenyi István |
Abstract: With the increasing demand for energy-efficient edge computing, maintaining secure data processing without sacrificing performance has become a critical requirement. The proposed system introduces a flexible cryptographic engine implemented on the Zynq-7000 FPGA, capable of supporting multiple hashing algorithms, including SHA-2, SHA-3, SHAKE, and BLAKE2, within a unified hardware architecture. The proposed system introduces runtime adaptability, allowing dynamic selection of the most suitable hashing
algorithm based on current workload conditions. This eliminates the need for hardware reconfiguration and enhances system flexibility in real-time applications. The design incorporates energy-aware techniques such as clock gating and partial reconfiguration, while a control-driven finite state mechanism manages transitions
between operating modes to achieve an effective balance between performance and power consumption. Experimental validation confirms that the system achieves throughput up to 1.25 Gbps while maintaining power consumption below 1 W. Under low-power operating conditions, the design demonstrates energy
savings exceeding 40 % compared to conventional static implementations. The proposed architecture provides a scalable and sustainable solution for secure data processing in edge computing environments, particularly in applications requiring real-time adaptability and efficient resource utilisation.
REFERENCES
- Dolmeta A., Martina M., Masera G., 2023, Comparative Study of Keccak SHA-3 Implementations.
Cryptography, 7(4), 60, https://doi.org/10.3390/cryptography7040060. - El Moumni S., Fettach M., Tragha A., 2019, High throughput implementation of SHA-3 hash algorithm on
FPGA. Microelectronics Journal, 93, 104615, https://doi.org/10.1016/j.mejo.2019.104615. - Kahri F., Mestiri H., Bouallegue B., Machhout M., 2016, High Speed FPGA Implementation of Cryptographic
KECCAK Hash Function. Journal of Circuits, Systems and Computers, 25(4), 1650026, https://doi.
org/10.1142/S0218126616500262. - National Institute of Standards and Technology (NIST), 2015, FIPS PUB 202: SHA-3 Standard: PermutationBased Hash and Extendable-Output Functions, http://dx.doi.org/10.6028/NIST.FIPS.202.
- Sideris A., Sanida T., Dasygenis M., 2020, High Throughput Implementation of the Keccak Hash Function
Using the Nios-II Processor. Technologies, 8(1), 15, https://doi.org/10.3390/technologies8010015. - Xiong S., Liu D., Lu J., Li A., Huang T., Yang C., Hu A., Zhang Y., 2024, A Lightweight Folded Keccak-Based
SHA-3 for Resource-Constrained Embedded Security, in: 2024 IEEE 17th International Symposium on
Embedded Multicore/Many-Core Systems-on-Chip (MCSoC), Kuala Lumpur, Malaysia, 194–201, https://
doi.org/10.1109/MCSoC64144.2024.00041. - Zhang X., Liu B., Zhao Y., Hu X., Shen Z., Zheng Z., Liu Z., Chong K.-S., Yu G., Wang C., Zou X., 2022, Design
and Analysis of Area and Energy Efficient Reconfigurable Cryptographic Accelerator for Securing IoT
Devices. Sensors, 22, 9160, https://doi.org/10.3390/s22239160.